What is Claimed is:

1	1.	A zero-generating apparatus for use with an instruction set architecture
2	without an ro	register, comprising:
3		a physical zero register which reads as a zero value;
4		a Register Alias Table (RAT) for storing an instruction register map; and
5		a Zeroing Instruction Logic (ZIL) unit for detecting a zeroing instruction
6	and modifyir	ng said RAT with a pointer to said physical zero register.
1	2.	An apparatus in accordance with claim 1, wherein:
2		said physical zero register is a read only memory (ROM).
1	3.	An apparatus in accordance with claim 1, wherein:
2		said ZIL unit detects said zeroing instruction in a trace cache line.
1	4.	An apparatus in accordance with claim 3, further comprising:
2		an r0 register field logically coupled to said trace cache line for mapping to
3	said physical	zero register.

- 5. An apparatus in accordance with claim 3, wherein:

 said RAT and said trace cache line are logically coupled to a renaming unit

 for maintaining said pointer to said physical register.
- 6. An apparatus in accordance with claim 3, wherein:
 2 said ZIL unit deletes said zeroing instruction from said trace cache line.
- 7. An apparatus in accordance with claim 6, wherein:
 2 said ZIL unit modifies a subsequent instruction, where said subsequent
 3 instruction is logically coupled to said zeroing instruction within said trace cache line.
 - 8. An apparatus in accordance with claim 7, wherein:
 said ZIL unit modifies said subsequent instruction with an immediate source of zero.
- 9. An apparatus in accordance with claim 1, wherein: said zeroing instruction is an exclusive or (XOR).

An apparatus in accordance with claim 1, wherein:

10.

1

	7	where said ZIL unit modifies instructions dependent on said deleted zeroing	
	8	instruction.	
	1	15. An apparatus in accordance with claim 14, wherein:	
	2	said ZIL unit modifies instructions dependent on said deleted zeroing	
	3	nstructions with an immediate source of a value when both occur with a single trace	
	4	cache line.	
9	1	16. An apparatus in accordance with claim 14, wherein:	
7 E	2	said ZIL unit modifies instructions dependent on said deleted zeroing	
	3	instructions with a renameable pointer.	
L.			
	1	17. A method of zero-generating with an instruction set architecture with an r0	
	2	register, comprising:	
L	3	detecting a zeroing instruction;	
	4	deleting said zeroing instruction;	
	5	identifying a subsequent instruction using said zeroing instruction; and	
	6	modifying said subsequent instruction.	

A method in accordance with claim 17, further comprising:

18.

1